



PRODUCT/PROCESS CHANGE NOTIFICATION

PCN AMS-AAS/13/7894
Dated 27 May 2013

L272 family Wafer Diameter change

Table 1. Change Implementation Schedule

| | |
|--|-------------|
| Forecasted implementation date for change | 20-May-2013 |
| Forecasted availability date of samples for customer | 30-May-2013 |
| Forecasted date for STMicroelectronics change Qualification Plan results availability | 20-May-2013 |
| Estimated date of changed product first shipment | 26-Aug-2013 |

Table 2. Change Identification

| | |
|---|---|
| Product Identification (Product Family/Commercial Product) | L272M; L2720W; L2722; L2726 |
| Type of change | Waferfab process change |
| Reason for change | To increase production capacity |
| Description of the change | the wafer diameter for the products belonging to the L272 family , diffused on bipolar LAMT process, will be changed from 5" to 6" . Note: with the agreement of the customer, parts from 6" wafers can be delivered even in advance in respect of the scheduled date. |
| Change Product Identification | Traceability code |
| Manufacturing Location(s) | |

Table 3. List of Attachments

| | |
|----------------------------|--|
| Customer Part numbers list | |
| Qualification Plan results | |



| | | | | | | | |
|--|--|---------------------|-------|--------|----------|-------|------------|
| Customer Acknowledgement of Receipt | | PCN AMS-AAS/13/7894 | | | | | |
| Please sign and return to STMicroelectronics Sales Office | | Dated 27 May 2013 | | | | | |
| <input type="checkbox"/> Qualification Plan Denied <input type="checkbox"/> Qualification Plan Approved <input type="checkbox"/> Change Denied <input type="checkbox"/> Change Approved | <table border="1" style="width: 100%; border-collapse: collapse;"> <tr><td style="padding: 2px;">Name:</td></tr> <tr><td style="padding: 2px;">Title:</td></tr> <tr><td style="padding: 2px;">Company:</td></tr> <tr><td style="padding: 2px;">Date:</td></tr> <tr><td style="padding: 2px;">Signature:</td></tr> </table> | | Name: | Title: | Company: | Date: | Signature: |
| Name: | | | | | | | |
| Title: | | | | | | | |
| Company: | | | | | | | |
| Date: | | | | | | | |
| Signature: | | | | | | | |
| Remark | | | | | | | |

DOCUMENT APPROVAL

| Name | Function |
|---------------------------|-------------------|
| Ferri, Simone | Marketing Manager |
| Onetti, Andrea Mario | Product Manager |
| Speroni, Ernesto Fabrizio | Q.A. Manager |



L272 family Wafer Diameter change

WHAT

As part of the running program to convert to 6" wafers the silicon lines diffused on the bipolar processes in the Ang Mo Kio plant, the wafer diameter for the products belonging to the L272 family (see attached product list) , diffused on bipolar LAMT process, will be changed from 5" to 6"

WHY

To rationalize the production capacity.

HOW

The bipolar diffusion process family is qualified and running in volumes on 6" wafers.

The qualification has been done through test vehicles belonging to the same bipolar process family (namely LM317) and to the same silicon lines (namely L272D and L2722). The related reports are attached.

The alignment of electrical parameters of the impacted devices will be monitored as well.

Note: with the agreement of the customer, parts from 6" wafers can be delivered even in advance in respect of the scheduled date.

Reliability Report

L272 and L372: wafer diameter change from 5" to 6"

| General Information | |
|-----------------------------------|---|
| Product Lines | <i>L272 and L372</i> |
| Product Description | <i>Dual power operational amplifier</i> |
| Finished Good Codes | <i>L272D ; L2722</i> |
| Product division | <i>AMS Analog and Audio Systems</i> |
| Package | <i>PDIP8 ; SO16</i> |
| Silicon process technology | <i>BIP>6um - MT</i> |
| Raw Line Code : | <i>A3Q7*L272AAE ; C58W*L372FAE</i> |

| Locations | |
|-------------------------------|------------------------|
| Wafer fab location | <i>AMJ9</i> |
| Assembly fab location | <i>Amkor ; Shenzen</i> |
| Reliability assessment | <i>Passed</i> |

DOCUMENT HISTORY

| Version | Date | Pages | Author | Comment |
|---------|------------|-------|---------------|---------|
| 1.0 | 16/05/2013 | 7 | Fabio Fiabane | |

Issued by **Fabio Fiabane**

TABLE OF CONTENTS

- 1 RELIABILITY EVALUATION OVERVIEW**
 - 1.1 OBJECTIVES
 - 1.2 CONCLUSION
- 2 DEVICE CHARACTERISTICS**
 - 2.1 DEVICE DESCRIPTION
 - 2.1.1 *Generalities L2722*
 - 2.1.2 *Generalities L272D*
 - 2.2 TRACEABILITY
- 3 TEST DESCRIPTION & DETAILED RESULTS**
 - 3.1 DIE AND PACKAGE TESTS DESCRIPTION
 - 3.2 LOT INFORMATION
 - 3.3 DETAILED RESULTS

1 RELIABILITY EVALUATION OVERVIEW

1.1 Objectives

Aim of this report is to present the results of the reliability evaluation performed on *L272* and *L372* in order to qualify the MT process in AMJ9 – 6" line (wafer diameter change).
This process is already qualified in AMJ9 – 5" line.

Preliminary conditions:

- No other change than wafer diameter.
- Process alignment verification in physical and electrical (T84) parameters.
- Electrical device parameters verification (ED).

1.2 Conclusion

All reliability tests have been completed with positive results.

Neither functional nor parametric rejects were detected at final electrical testing.

Parameter drift analysis performed on samples submitted to die oriented test showed a good stability of the main electrical monitored parameters.

Package oriented tests have not put in evidence any criticality regarding the FE/BE compatibility.

Furthermore, the qualification of the similar process LAAT in AMJ9 with the test vehicle L317 (reliability report REL - 6043- 189.11W) must be considered to reinforce the reliability assessment.

On the ground of the overall positive results we can conclude that *L272* and *L372* devices , diffused in AMJ9, can be released to production, from a reliability point of view.

2 DEVICE CHARACTERISTICS

2.1 Device description

2.1.1 Generalities L2722


L2720/2/4

LOW DROP DUAL POWER OPERATIONAL AMPLIFIERS


- OUTPUT CURRENT TO 1 A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- LOW INPUT OFFSET VOLTAGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN
- CLAMP DIODE

DESCRIPTION


The L2720, L2722 and L2724 are monolithic integrated circuits in powerdip, minidip and SIP-9 packages, intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies.

They are particularly indicated for driving, inductive loads, as motor and finds applications in compact-disc VCR automotive, etc.

The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



PIN CONNECTIONS (top views)



2.1.2 Generalities L272D



L272


DUAL POWER OPERATIONAL AMPLIFIERS

- OUTPUT CURRENT TO 1 A
- OPERATES AT LOW VOLTAGES
- SINGLE OR SPLIT SUPPLY
- LARGE COMMON-MODE AND DIFFERENTIAL MODE RANGE
- GROUND COMPATIBLE INPUTS
- LOW SATURATION VOLTAGE
- THERMAL SHUTDOWN


DESCRIPTION

The L272 is a monolithic integrated circuits in Powerdip, Minidip and SO packages intended for use as power operational amplifiers in a wide range of applications including servo amplifiers and power supplies, compacts disc, VCR, etc.

The high gain and high output power capability provide superior performance whatever an operational amplifier/power booster combination is required.



PIN CONNECTIONS (top view)



2.2 Traceability

| Wafer fab information | | |
|--|----------------------------|-------------|
| Device | L272 | L372 |
| Wafer fab manufacturing location | AMJ9 | |
| Wafer diameter | 6 | |
| Silicon process technology | BIP (>6um) - MT/-K (10/1m) | |
| Die finishing back side | CHROMIUM/NICKEL/GOLD | |
| Die size [μm x μm] | 1910 x 2450 | 2420 x 2140 |
| Metal levels | 1 | |

| Assembly Information | | |
|-----------------------|-------------|--------|
| Device | L272 | L372 |
| Assembly fab location | ST Shenzhen | Amkor |
| Package description | SO 16 | PDIP 8 |

3 TESTS DESCRIPTION & DETAILED RESULTS

3.1 Die and Package tests description

| TEST NAME | DESCRIPTION | PURPOSE |
|--|--|---|
| HTB: High Temperature Bias | The device is stressed in static configuration, approaching the operative max. absolute ratings in terms of junction temperature and bias. | To simulate the worst-case application stress conditions. The test is oriented to investigate typical IC failure modes like oxide faults and metal degradation and to check overall IC the parametric stability. |
| PC (JL3): Preconditioning (solder simulation) | The device is submitted to a typical temperature profile used for surface mounting, after controlled moisture absorption. | To investigate in general the effect of customer manufacturing soldering enhanced by package water absorption. As stand-alone test: to investigate the level of moisture sensitivity. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. |
| TC: Temperature Cycling | The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere. | To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, moulding wire-bonds failure. |

3.2 LOT Information

| Qualification lot number | RL code | Diffusion Lot Number | Package |
|--------------------------|--------------|----------------------|---------|
| 1 | A3Q7*L272AAE | W226N4E | SO16 |
| 2 | C58W*L372FAE | W226N4H | PDIP8 |

3.3 Detailed results

| N | TEST NAME | CONDITION/METHOD | STEPS | FAILS/SS | |
|---|---------------------|--|---------|----------|--------|
| | | | | LOT 1 | LOT 2 |
| 1 | HTB | Reference specification = JESD22-A108 125 °C Tj as minimum at Vcc Max | 500 H | 0 / 77 | 0 / 77 |
| | | | 1000 H | 0 / 77 | 0 / 77 |
| 2 | Preconditioning ML3 | Reference specification = JEDEC J-STD-020 | Final | 0/40 | - |
| 3 | TC | Ta Cycling: -50°C/+150°C Reference specification = JESD22a104 | 500 Cy | 0 / 77 | 0 / 77 |
| | | | 1000 Cy | 0 / 77 | 0 / 77 |



Internal Reliability Evaluation Report

Qualify AMK5 versus **AMJ9 6"**

[LAAT100 Technology]

T.V: L317AAW – LM317 D2PAK



| General Information | | Locations | |
|----------------------------|---------------------------|------------------------|--------------------|
| Product Line | L317AAW | Wafer fab | AMJ9 6" |
| Product Description | Linear Voltage Regulator | Assembly plant | ST SHENZHEN -CHINA |
| P/N | LM317D2T-TR\$1Z | Reliability Lab | Catania |
| Product Group | APM | Reliability assessment | Pass |
| Product division | IPC | | |
| Package | D2PAK CENTRAL LEAD CUT | | |
| Silicon Process technology | LAAT100 | | |
| Production mask set rev. | NL317A6 | | |

DOCUMENT INFORMATION

| Version | Date | Pages | Prepared by | Approved by | Comment |
|---------|-------------|-------|----------------------------------|-------------|---------|
| 1.0 | 13-Jul-2011 | 9 | Alfio Rao Giuseppe Giacobello | G. Presti | Final |

Note: This report is a summary of the reliability trials performed in good faith by STMicroelectronics in order to evaluate the potential reliability risks during the product life using a set of defined test methods.

This report does not imply for STMicroelectronics expressly or implicitly any contractual obligations other than as set forth in STMicroelectronics general terms and conditions of Sale. This report and its contents shall not be disclosed to a third party without previous written agreement from STMicroelectronics.



TABLE OF CONTENTS

| | | |
|------------------------------|---|----------|
| 1 | APPLICABLE AND REFERENCE DOCUMENTS | 3 |
| 2 | GLOSSARY | 3 |
| 3 | RELIABILITY EVALUATION OVERVIEW | 3 |
| 3.1 | OBJECTIVES | 3 |
| 3.2 | CONCLUSION | 3 |
| 4 | DEVICE CHARACTERISTICS | 4 |
| 4.1 | DEVICE DESCRIPTION | 4 |
| 4.2 | CONSTRUCTION NOTE | 5 |
| TESTS RESULTS SUMMARY | | 6 |
| 4.3 | TEST PLAN AND RESULTS | 6 |
| | RESULTS SUMMARY | 6 |
| 5 | ANNEXES | 7 |
| 5.1 | DEVICE DETAILS | 7 |
| 5.2 | TESTS DESCRIPTION | 9 |



1 APPLICABLE AND REFERENCE DOCUMENTS

| Document reference | Short description |
|--------------------|---|
| JESD47 | Stress-Test-Driven Qualification of Integrated Circuits |

2 GLOSSARY

| | |
|-----|-------------------|
| DUT | Device Under Test |
| SS | Sample Size |

3 RELIABILITY EVALUATION OVERVIEW

3.1 Objectives

LAAT100 Bipolar Technology diffused in AMJ9 6" (Transferring project).

TV: L317AAW - LM317D2T-TR\$1Z assembled in D2pak.

Shared qualification

3.2 Conclusion

Qualification Plan requirements have been fulfilled without exception. It is stressed that reliability tests have shown that the devices behave correctly against environmental tests (no failure). Moreover, the stability of electrical parameters during the accelerated tests demonstrates the ruggedness of the products and safe operation, which is consequently expected during their lifetime

4 DEVICE CHARACTERISTICS


4.1 Device description

Features

- Output voltage range: 1.2 to 37 V
- Output current in excess of 1.5 A
- 0.1 % line and load regulation
- Floating operation for high voltages
- Complete series of protections: current limiting, thermal shutdown and SOA control

Description

The LM117, LM217, LM317 are monolithic integrated circuits in TO-220, TO-220FP, TO-3 and D²PAK packages intended for use as positive adjustable voltage regulators. They are designed to supply more than 1.5 A of load current with an output voltage adjustable over a 1.2 to 37 V range. The nominal output voltage is selected by means of only a resistive divider, making the device exceptionally easy to use and eliminating the stocking of many fixed regulators.





4.2 Construction note

| P/N: LM317D2T-TR\$1Z | |
|---|---------------------------------------|
| Wafer/Die fab. information | |
| Wafer fab manufacturing location | AMJ9 6" |
| Technology | LAAT100 |
| Process family | C4-BIP (>6um) |
| Die finishing back side | CHROMIUM/NICKEL/GOLD |
| Die size | 2.410X1.920mm2 |
| Bond pad metallization layers | AlSi |
| Passivation type | SiN (nitride) |
| Wafer Testing (EWS) information | |
| Electrical testing manufacturing location | AMK6 |
| Assembly information | |
| Assembly site | ST SHENZHEN -CHINA |
| Package description | D2PAK CENTRAL LEAD CUT |
| Molding compound | RESIN SUMITOMO EME-G620A D18mm W10.2g |
| Frame material | TO263 Dt 40u Ver7 OptF/G SeINiNiP |
| Die attach process | Pb/Ag/Sn 95.5/2.5/2 D.76mm SSD |
| Die pad size | 150umx150um |
| Wire bonding process | N.A. |
| Wires bonding materials/diameters | Cu 2,0 MILS |
| Final testing information | |
| Testing location | ST SHENZHEN -CHINA |
| Tester | QT200 |
| Test program | LX17FC.CTS |



TESTS RESULTS SUMMARY

4.3 Test plan and results

P/N: LM317D2T-TR\$1Z

| Lot # | Diffusion Lot | Assy Lot | Technical Code | Package | Product Line | Comments |
|-------|---------------|-----------|----------------|------------------------|--------------|----------|
| 1 | W047K36B | GK107PJ01 | HZDJ*L317AAW | D2PAK CENTRAL LEAD CUT | L317AAW | |

Results summary

P/N: LM317D2T-TR\$1Z


| Test | PC | Std ref. | Conditions | SS | Steps | Failure/SS | Note |
|-------------------------------|----|-----------------|---|-----|--------|------------|------|
| | | | | | | Lot 1 | |
| Die Oriented Tests | | | | | | | |
| HTOL | N | JESD22 A-108 | Tj = 125°C, BIAS=35 V | 77 | 168 H | 0/77 | |
| | | | | | 500 H | 0/77 | |
| | | | | | 1000 H | 0/77 | |
| HTSL | N | JESD22 A-103 | Ta = 150°C | 45 | 168 H | 0/45 | |
| | | | | | 500 H | 0/45 | |
| | | | | | 1000 H | 0/45 | |
| Package Oriented Tests | | | | | | | |
| PC | | JESD22 A-113 | Drying 24 H @ 125°C Store 168 H @ Ta=85°C Rh=85% Oven Reflow @ Tpeak=260°C 3 times | 400 | Final | Pass | |
| AC | Y | JESD22 A-102 | Pa=2Atm / Ta=121°C | 77 | 168 H | 0/77 | |
| TC | Y | JESD22 A-104 | Ta = -65°C to 150°C Air to air | 77 | 100 cy | 0/77 | |
| | | | | | 300 cy | 0/77 | |
| | | | | | 500 cy | 0/77 | |
| THB | Y | JESD22 A-101 | Ta = 85°C, RH = 85%, BIAS=24V | 77 | 168 H | 0/77 | |
| | | | | | 500 H | 0/77 | |
| | | | | | 1000 H | 0/77 | |

5 ANNEXES

5.1 Device details


5.1.1 Pin connection

Pin connections (top view)



5.1.2 Block diagram

Schematic diagram




5.1.3 Bonding diagram

8314205

5.1.4 Package outline/Mechanical data

Drawing dimension D²PAK (type STD-ST)



D²PAK mechanical data

| Dim. | Type STD-ST | | |
|------|-------------|------|-------|
| | mm. | | |
| | MIN. | TYP. | MAX. |
| A | 4.40 | | 4.60 |
| A1 | 0.03 | | 0.23 |
| b | 0.70 | | 0.93 |
| b2 | 1.14 | | 1.70 |
| c | 0.45 | | 0.60 |
| c2 | 1.23 | | 1.36 |
| D | 8.95 | | 9.35 |
| D1 | 7.50 | | |
| E | 10 | | 10.40 |
| E1 | 8.50 | | |
| e | | 2.54 | |
| e1 | 4.88 | | 5.28 |
| H | 15 | | 15.85 |
| J1 | 2.49 | | 2.69 |
| L | 2.29 | | 2.79 |
| L1 | 1.27 | | 1.40 |
| L2 | 1.30 | | 1.75 |
| R | | 0.4 | |
| V2 | 0° | | 8° |



5.2 Tests Description

| Test name | Description | Purpose |
|---|---|---|
| Die Oriented | | |
| HTOL High Temperature Operating Life | The device is stressed in static or dynamic configuration, approaching the operative max. absolute ratings in terms of junction temperature and bias condition. | To determine the effects of bias conditions and temperature on solid state devices over time. It simulates the devices' operating condition in an accelerated way. The typical failure modes are related to, silicon degradation, wire-bonds degradation, oxide faults. |
| HTSL High Temperature Storage Life | The device is stored in unbiased condition at the max. temperature allowed by the package materials, sometimes higher than the max. operative temperature. | To investigate the failure mechanisms activated by high temperature, typically wire-bonds solder joint ageing, data retention faults, metal stress-voiding. |
| Package Oriented | | |
| PC Preconditioning | The device is submitted to a typical temperature profile used for surface mounting devices, after a controlled moisture absorption. | As stand-alone test: to investigate the moisture sensitivity level. As preconditioning before other reliability tests: to verify that the surface mounting stress does not impact on the subsequent reliability performance. The typical failure modes are "pop corn" effect and delamination. |
| AC Auto Clave (Pressure Pot) | The device is stored in saturated steam, at fixed and controlled conditions of pressure and temperature. | To investigate corrosion phenomena affecting die or package materials, related to chemical contamination and package hermeticity. |
| TC Temperature Cycling | The device is submitted to cycled temperature excursions, between a hot and a cold chamber in air atmosphere. | To investigate failure modes related to the thermo-mechanical stress induced by the different thermal expansion of the materials interacting in the die-package system. Typical failure modes are linked to metal displacement, dielectric cracking, molding compound delamination, wire-bonds failure, die-attach layer degradation. |
| THB Temperature Humidity Bias | The device is biased in static configuration minimizing its internal power dissipation, and stored at controlled conditions of ambient temperature and relative humidity. | To evaluate the package moisture resistance with electrical field applied, both electrolytic and galvanic corrosion are put in evidence. |



Public Products List

PCN Title : L272 family Wafer Diameter change
PCN Reference : AMS-AAS/13/7894
PCN Created on : 30-MAY-2013

Subject : Public Products List

Dear Customer,

Please find below the Standard Public Products List impacted by the change:

ST COMMERCIAL PRODUCT

| | | |
|------------|-------|-------|
| L2720W13TR | L2722 | L2726 |
| L2726013TR | L272M | |

Please Read Carefully:

Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any time, without notice.

All ST products are sold pursuant to ST's terms and conditions of sale.

Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no liability whatsoever relating to the choice, selection or use of the ST products and services described herein.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such third party products or services or any intellectual property contained therein.

UNLESS OTHERWISE SET FORTH IN ST'S TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

UNLESS EXPRESSLY APPROVED IN WRITING BY TWO AUTHORIZED ST REPRESENTATIVES, ST PRODUCTS ARE NOT RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY, DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USER'S OWN RISK.

Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any liability of ST.

ST and the ST logo are trademarks or registered trademarks of ST in various countries.

Information in this document supersedes and replaces all information previously supplied.

The ST logo is a registered trademark of STMicroelectronics. All other names are the property of their respective owners

©2013 STMicroelectronics - All rights reserved.

STMicroelectronics group of companies

Australia - Belgium - Brazil - Canada - China - Czech Republic - Finland - France - Germany - Hong Kong - India - Israel - Italy - Japan - Malaysia - Malta - Morocco - Philippines - Singapore - Spain - Sweden - Switzerland - United Kingdom - United States of America

www.st.com