NSS20600CF8T1G

20 V, 7.0 A, Low $V_{CE(sat)}$ PNP Transistor

ON Semiconductor's e^2PowerEdge family of low $V_{CE(sat)}$ transistors are miniature surface mount devices featuring ultra low saturation voltage ($V_{CE(sat)}$) and high current gain capability. These are designed for use in low voltage, high speed switching applications where affordable efficient energy control is important.

Typical applications are DC−DC converters and power management in portable and battery powered products such as cellular and cordless phones, PDAs, computers, printers, digital cameras and MP3 players. Other applications are low voltage motor controls in mass storage products such as disc drives and tape drives. In the automotive industry they can be used in air bag deployment and in the instrument cluster. The high current gain allows e^2PowerEdge devices to be driven directly from PMU's control outputs, and the Linear Gain (Beta) makes them ideal components in analog amplifiers.

- This is a Pb−Free Device

MAXIMUM RATINGS (T_A = 25°C)

Rating	Symbol	Max	Unit
Collector-Emitter Voltage	V_{CEO}	−20	Vdc
Collector-Base Voltage	V_{CBO}	−20	Vdc
Emitter-Base Voltage	V_{EBO}	−7.0	Vdc
Collector Current − Continuous	I_C	−6.0	Adc
Collector Current − Peak	I_{CM}	−7.0	A
Electrostatic Discharge	ESD	HBM Class 3B MM Class C	

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Total Device Dissipation, T_A = 25°C Derate above 25°C	P_D (Note 1)	830 6.7	mW mW/°C
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$ (Note 1)	150	°C/W
Total Device Dissipation, T_A = 25°C Derate above 25°C	P_D (Note 2)	1.4 11.1	W mW/°C
Thermal Resistance, Junction−to−Ambient	$R_{\theta JA}$ (Note 2)	90	°C/W
Thermal Resistance, Junction−to−Lead #1	$R_{\theta JL}$ (Note 2)	15	°C/W
Total Device Dissipation (Single Pulse < 10 sec)	$P_{Dsingle}$ (Notes 2 & 3)	2.75	W
Junction and Storage Temperature Range	T_J, T_{stg}	−55 to +150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. FR−4 @ 100 mm^2, 1 oz copper traces.
2. FR−4 @ 500 mm^2, 1 oz copper traces.
3. Thermal response.

ON Semiconductor®

http://onsemi.com

−20 VOLTS, 7.0 AMPS PNP LOW $V_{CE(sat)}$ TRANSISTOR EQUIVALENT $R_{DS(on)}$ 50 mΩ





ChipFET™
CASE 1206A
STYLE 4

MARKING DIAGRAM



VC = Specific Device Code
M = Date Code
▪ = Pb−Free Package

PIN CONNECTIONS



ORDERING INFORMATION

Device	Package	Shipping†
NSS20600CF8T1G	ChipFET (Pb−Free)	3000/ Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

ELECTRICAL CHARACTERISTICS (T_A = 25°C unless otherwise noted)

Characteristic	Symbol	Min	Typical	Max	Unit
OFF CHARACTERISTICS					
Collector – Emitter Breakdown Voltage (I_C = −10 mAdc, I_B = 0)	$V_{(BR)CEO}$	−20	–	–	Vdc
Collector – Base Breakdown Voltage (I_C = −0.1 mAdc, I_E = 0)	$V_{(BR)CBO}$	−20	–	–	Vdc
Emitter – Base Breakdown Voltage (I_E = −0.1 mAdc, I_C = 0)	$V_{(BR)EBO}$	−7.0	–	–	Vdc
Collector Cutoff Current (V_{CB} = −20 Vdc, I_E = 0)	I_{CBO}	–	–	−0.1	μAdc
Emitter Cutoff Current (V_{EB} = −7.0 Vdc)	I_{EBO}	–	–	−0.1	μAdc
ON CHARACTERISTICS					
DC Current Gain (Note 4) (I_C = −10 mA, I_C = −2.0 V) (I_C = −500 mA, V_{CE} = −2.0 V) (I_C = −1.0 A, V_{CE} = −2.0 V) (I_C = −2.0 A, V_{CE} = −2.0 V) (I_C = −3.0 A, V_{CE} = −2.0 V)	h_{FE}	 250 250 220 200 180	 – – 300 – –	 – – – – –	
Collector – Emitter Saturation Voltage (Note 4) (I_C = −0.1 A, I_B = −0.010 A) (Note 5) (I_C = −1.0 A, I_B = −0.100 A) (I_C = −1.0 A, I_B = −0.010 A) (I_C = −2.0 A, I_B = −0.020 A) (I_C = −3.0 A, I_B = −0.030 A) (I_C = −4.0 A, I_B = −0.400 A)	$V_{CE(sat)}$	 – – – – – –	 −0.007 −0.050 −0.065 −0.090 −0.140 −0.160	 −0.010 −0.060 −0.080 −0.130 −0.180 −0.200	V
Base – Emitter Saturation Voltage (Note 4) (I_C = −1.0 A, I_B = −0.01 A)	$V_{BE(sat)}$	–	–	−0.90	V
Base – Emitter Turn−on Voltage (Note 4) (I_C = −2.0 A, V_{CE} = −3.0 V)	$V_{BE(on)}$	–	–	−0.90	V
Cutoff Frequency (I_C = −100 mA, V_{CE} = −5.0 V, f = 100 MHz)	f_T	100	–	–	MHz
Input Capacitance (V_{EB} = −0.5 V, f = 1.0 MHz)	Cibo	–	–	700	pF
Output Capacitance (V_{CB} = −3.0 V, f = 1.0 MHz)	Cobo	–	–	280	pF
SWITCHING CHARACTERISTICS					
Delay (V_{CC} = −15 V, I_C = 750 mA, I_{B1} = 15 mA)	t_d	–	–	120	ns
Rise (V_{CC} = −15 V, I_C = 750 mA, I_{B1} = 15 mA)	t_r	–	–	250	ns
Storage (V_{CC} = −15 V, I_C = 750 mA, I_{B1} = 15 mA)	t_s	–	–	400	ns
Fall (V_{CC} = −15 V, I_C = 750 mA, I_{B1} = 15 mA)	t_f	–	–	250	ns

4. Pulsed Condition: Pulse Width = 300 μsec, Duty Cycle ≤ 2%.
5. Guaranteed by design but not tested.



Figure 1. Collector Emitter Saturation Voltage vs. Collector Current



Figure 2. Collector Emitter Saturation Voltage vs. Collector Current



Figure 3. DC Current Gain vs. Collector Current



Figure 4. Base Emitter Saturation Voltage vs. Collector Current



Figure 5. Base Emitter Turn−On Voltage vs. Collector Current



Figure 6. Saturation Region



Figure 7. Input Capacitance



Figure 8. Output Capacitance



Figure 9. Safe Operating Area

ChipFET is a trademark of Vishay Siliconix.

MECHANICAL CASE OUTLINE
PACKAGE DIMENSIONS

ON Semiconductor®

ChipFET™
CASE1206A−03
ISSUE K

DATE 19 MAY 2009



SCALE 1:1



RESET

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
3. MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE.
4. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL AND VERTICAL SHALL NOT EXCEED 0.08 MM.
5. DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
6. NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE.

	MILLIMETERS			INCHES		
DIM	MIN	NOM	MAX	MIN	NOM	MAX
A	1.00	1.05	1.10	0.039	0.041	0.043
b	0.25	0.30	0.35	0.010	0.012	0.014
c	0.10	0.15	0.20	0.004	0.006	0.008
D	2.95	3.05	3.10	0.116	0.120	0.122
E	1.55	1.65	1.70	0.061	0.065	0.067
e	0.65 BSC			0.025 BSC		
e1	0.55 BSC			0.022 BSC		
L	0.28	0.35	0.42	0.011	0.014	0.017
H_E	1.80	1.90	2.00	0.071	0.075	0.079
θ	5° NOM			5° NOM		

STYLE 1:
PIN 1. DRAIN
2. DRAIN
3. DRAIN
4. GATE
5. SOURCE
6. DRAIN
7. DRAIN
8. DRAIN

STYLE 2:
PIN 1. SOURCE 1
2. GATE 1
3. SOURCE 2
4. GATE 2
5. DRAIN 2
6. DRAIN 2
7. DRAIN 1
8. DRAIN 1

STYLE 3:
PIN 1. ANODE
2. ANODE
3. SOURCE
4. GATE
5. DRAIN
6. DRAIN
7. CATHODE
8. CATHODE

STYLE 4:
PIN 1. COLLECTOR
2. COLLECTOR
3. COLLECTOR
4. BASE
5. EMITTER
6. COLLECTOR
7. COLLECTOR
8. COLLECTOR

STYLE 5:
PIN 1. ANODE
2. ANODE
3. DRAIN
4. DRAIN
5. SOURCE
6. GATE
7. CATHODE
8. CATHODE

STYLE 6:
PIN 1. ANODE
2. DRAIN
3. DRAIN
4. GATE
5. SOURCE
6. DRAIN
7. DRAIN
8. CATHODE / DRAIN

SOLDERING FOOTPRINT



Basic Style

GENERIC MARKING DIAGRAM*



xxx = Specific Device Code
M = Month Code
▪ = Pb−Free Package
(Note: Microdot may be in either location)

*This information is generic. Please refer to device data sheet for actual part marking. Pb−Free indicator, "G" or microdot " ▪", may or may not be present.

OPTIONAL SOLDERING FOOTPRINTS ON PAGE 2

DOCUMENT NUMBER:	**98AON03078D**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	**ChipFET**	**PAGE 1 OF 2**

ChipFET™
CASE 1206A−03
ISSUE K

DATE 19 MAY 2009

ADDITIONAL SOLDERING FOOTPRINTS*



Styles 1 and 4



Style 2



Style 3



Style 5

*For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

DOCUMENT NUMBER:	**98AON03078D**	Electronic versions are uncontrolled except when accessed directly from the Document Repository. Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.
DESCRIPTION:	**ChipFET**	**PAGE 2 OF 2**

ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:
Technical Library: www.onsemi.com/design/resources/technical−documentation
onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support
For additional information, please contact your local Sales Representative at www.onsemi.com/support/sales